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SMALL-SIGNAL ANALYSIS OF A PWM BOOST DC-DC CONVERTER 
WITH A NON-SYMMETRIC PHASE INTEGRAL-LEAD CONTROLLER 
Marian K. Kazimierczuk and Robert S. Geise 
Wright State University 
Department of Electrical Engineering 
Dayton, OH 45435, U.S.A. 
Abstract - An extensive small-signal analysis of a single-loop voltage 
mode-control strategy for a pulse-width-modulated (PWM) boost DC-DC 
power converter operating in continuous conduction mode (CCM) is 
proposed using a new non-symmetric phase controller. To model the 
boost power stage, a linear circuit model is used which includes all 
parasitic components such as the equivalent series resistance (FSR) of the 
filter capacitor, the ESR of the inductor, the transistor ON-resistance, and 
the diode forward resistance and offset voltage. The proposed control 
scheme introduces a new non-symmetric phase integral-lead controller. 
The controller can provide a peak phase boost of up to 16S0, with its 
phase returning to 0' at high frequencies. This phase characteristic is 
much improved over that of a commonly used symmetric phase integral- 
lead controller which provides -90' of phase at high frequencies. The 
new controller characteristics provide increased gain margin and phase 
margin for a DC-DC converter. Open-loop and closed-loop circuit 
models and transfer functions are derived for the boost PWh4 converter 
and illustrated by Bode plots. 
I, INTRODUCTION 
PWM DC-DC power converters are widely used in regulated DC 
power supplies, DC motor drives, and battery chargers [1]-[7]. The input 
to a power converter is usually an unregulated DC voltage, obtained by 
rectifying the AC line voltage, which has a large voltage variations due to 
changes in the line voltage magnitude. PWM DC-DC converters are used 
to convert the unregulated DC input into a controlled DC output at a 
desired voltage level. The purpose of this paper is threefold. First, a new 
non-symmetric phase controller is introduced, which provides a peak 
phase boost of up to 165' with its phase returning to 0' at high 
frequencies. Secondly, open and closed-loop characteristics of a boost 
PWM converter with the new controller are given. Finally, EuleI's 
identity is utilized to express the closed-loop small-signal characteristic 
transfer functions in terms of defined converter magnitudes and phases. 
This format is conducive to modeling in any high level programming 
language such as the data analysis software package Axum 3.0 by 
TriMetrix Inc. which combines a programming language, spreadsheet, 
and publication quality technical graphics. 
11. BOOST POWER STAGE 
The PWM boost converter, Fig. 1, consists of a power MOSFET as 
a switch S, a diode D l ,  an inductor L, a filter capacitor C, and a load 
resistance R. The converter takes a DC input voltage VI and increases it 
to a desired output voltage Vo seen across the load R. The power stage 
design specification to be used through the remainder of the paper to 
illustrate the closed-loop converter design is: CCM operation, 
V1=12*2V, Vo = 20 V, b=O.3*0.2A,  f ,=100kH~,  and 
&/Vo 5 1 %; where Vr is the maximum peak-to-peak voltage ripple on 
the DC output voltage. Using component design equations [71, the 
following component values were charen to meet the design 
specifications. The load resistance R= Vo/ Io  has a range of 
R- = 40 Q to Rmx = 200 a. The DC voltage gain Mv,, = Vo/V, 
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has arange of MvDCmo = 1.43 to Mv,,, = 2.00, with a nominal value 
of MvmW =1.67. Assuming a converter efficiency of 85%, the 
corresponding range of duty ratio D = 1 - q/Mv,, required to maintain 
the DC voltage gain is Om, = 0.575 to Dm;l = 0.406, with a nominal 
duty ratio of Dmm = 0.509. To ensure CCM operation for the boost 
converter for the range of duty ratio, the inductor was made using a 
Philips ferrite pot core 2616 PA AOO 3C8 and 25.5 turns of Belden solid 
copper magnet wire with AWG 24. The measured inductance was 
L = 156 fl and the measured ESR of the inductor was rL = 0.19 !2 at 
DC. To ensure the output voltage ripple is less than 1 % of the output 
voltage, a 68 pF metal film capacitor is chasen which has a measured 
ESR of rc = 0.1 11 Cl atf= 100 kHz The switching components chosen 
were an Intemational Rectifier power MOSFET IRF 530 (100V/14A) 
with the ON-resistance '0s = 0.18 i2 and a Motorola ultrafast power 
diode MUR 410 (100V/4A) with a forward resistance of RF =0.160 i2 
and an offset voltage of V, = 0.65 V . 
-& 
Fig. 1: Boost converter power stage. 
III. SMALL-SIGNAL CHARACTERISTICS 
The power stage is modeled by a linear circuit [l] which linearizes 
the nonlinear switching components of the power stage as shown in Fig. 2. 
The two switching components are replaced by dependent voltage and 
current  sour^ which describe the average operation of the power stage 
switching network. By the principle of superposition, the linear circuit 
d e l  can be separated into a DC model and a small-signal model [l]. 
The small-signal model of the power stage is obtained from the linear 
circuit model by replacing the DC voltage sources VI and ( l -D)Vo 
with short circuits, and replacing the DC current source (1 - D)IL with 
obtained by replacing the DC voltage source V, with a short circuit. 
Parasitic components of the power stage include ESR of the capacitor rc , 
ESR of the inductor rL, MOSFET ON-resistance rDs, and diode 
forward resistance RF and threshold voltage VF , The equivalent series 
resistance r consists of the inductor ESR rL plus the equivalent averaged 
resistances seen in each of the two switching branches, MOSFET and 
diode, reflected onto the inductor branch. This resistance is given by [ 11 
an open circuit Likewise, the small-signal model of the controller is 
r = q + DrDs + (1- D)RF + D(l- D)*, 
rCf  R 
(1) 
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Fig. 2 Linear circuit model of the PWM boost DC-DC converter with a non-symmetric phase control circuit. 
and has a value of r = 0.388 Cl at a nominal duty ratio D = 0.5. Power 
stage and closed-loop small-signal transfer functions are derived for 
control-to-output, input-to-output, input and output impedances [7]. 
A. Pulse- Width-Modulator 
The pulse-widthmodulator of Fig. 2 is a non-inverting comparator 
and employs a fixed frequency, fixed amplitude sawtooth waveform for 
comparison with a changing control voltage to generate the duty ratio 
drive signal to the MOSFET. The period of the sawtooth waveform 
establishes the MOSFJZT switching frequency f, . With a ~ ~ a k  sawtooth 
voltage of V p e d = 0 . 7 V ,  the transfer function of the pulse-width- 
modulator [3], [4], [5] is given as the inverse peak sawtooth voltage 
B. Feedback Network 
The feedback network [8] of Fig. 2 steps down the btmt converter 
output voltage to the reference voltage level, where reference voltage 
V, = 2.5 V corresponds to a nominal duty ratio of Om, 2- 0.509. The 
transfer function of the feedback network [5] is given by 
Choosing resistor Rg = 620 C l ,  then resistor RA = 4.3 kn . 
C. Power Stage and Plant ConPoGto-Output Transfer Function 
The power stage control-to-output transfer function is derived from 
Fig. 2 in the small-signal model configuration with the AC input voltage 
reduced to zero. Using this model, the transfer function i s  derived as 
The angular frequency of the left-half plane (LHP) zero is given by 
and has a value of fm = 21.086 kHz for component values given in the 
design example. The angular frequency of the right-half plane (RIP)  
zero is given by 
1 
(6) ay, = - [ ( l - D ) 2 R - r ]  L , 
which has a value fp = 9.806 kHz at a nominal duty ratio of D = 0.5 
and load R = R- . The natural undamped frequency and damping ratio 
are given by 
r+R(l-D)' 
respectively, and have values of f, = 786 Hz and 
nominal duty ratio D = 0.5 and load R = R- . 
The transfer function characteristics of all elements in the open- 
loop, excluding the controller, must be defined prior to designing the 
controller. The pulsewidth modulator and power stage define the plant 
and when combined with the feedback network provide a control-to- 
output transfer function Tz (s) E TmT'Tp (s) given as 
4 =0.307 at a 
From this transfer function, the magnitude and phase can easily be 
obtained and are illustrated as Bode plots in Fig. 3(a) and (b) 
respectively, for a duty ratio of 0.4,0.5, and 0.6. 
D. Controller 
The converter requires a controller for the following reasons: to 
reduce. DC error, output impedance, line noise, and sensitivity of the 
closed-loop gain to component values over a wide frequency range, and to 
609 
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satisfy the sufficient conditions of relative stability: a gain margin (GM) 
of 6 to 12 dB and a phase margin (PhQ of 45' to 60'. The small-signal 
voltage transfer function of the controller of Fig. 2 is 
where 
where 5Jt = R1 R3 + Ra( R I +  R3) and the loading effect of the feedback 
network on the controller is Rp = RA II RB . 
Frequency (Hz) 
10' 102 103 104 105 
Frequency (Hz) 
@) 
Fig. 3: Plant T.2 and feedback network control-to-output transfer 
function. (a) Magnitude vs. frequency. (b) Phase vs. frequency. 
The controller transfer function is expressed using (9) and (10) as 
where 
Designing the controller such that wzcl = ozC2  = ox allows a K-factor 
[9] to be defined as 




For a symmetric phase controller [9], where the coincident number of 
zeros are equal to the coincident number of poles in addition to the pole at 
the origin, the maximum value of phase ' p ~ ,  occurs at the geometric 
mean of the zero frequency and the pole frequency. Since the controller 
under design has two coincident zeros wzcl = wzc2 = wzc and only one 
pole wpc, the maximum value of phase ' p ~ ,  is offset from the geometric 
mean of the zero and pole frequencies. In designing multiple variations of 
this controller without a defined design procedure, it was noticed that the 
maximum controller phase frequency f, always occurred at a fixed 
offset from the geometric mean of the controller pole frequency wpc and 
zero frequency wzc. This peak phase offset constant 
Nrg = f,/= was found to be Nrg = 2.25. The peak phase offset 
constant allows the application of the K-factor design approach to the non- 
symmetric phase controller. The maximum value of phase ' p ~ ,  for the 
non-symmetric controller o u a u s  at frequency w, and is equal to the 
0 - dB msover  frequency roc of the control-to-output transfer function 
of the plant Tz( w) . The frequency at peak phase is given by 
(17) 
which is rewritten in terms of the K-factor expression using (14) as 
w, =a, = JN*gwzc@pc * 
The controller magnitude ITcl ar the peak controller phase frequency w, 
is found by combining (12), (14), (15), and (18) as 
Converting from radian to hertz and noting that the crossover frequency 
f c  is equal to the controller peak phase frequency f, , the magnitude of 
the controller is expressed as 
61 0 
Assuming RI= 100 142, resistance 4 may be calculated from (14) as 
2oll 10 
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Fig. 4: Peak controller phase vs. K-factor 
The peak controller phase is found by combining (16) and (1 8) as 
(21) 'p&(fm)=-9o0 +arctan 
from which the peak controller phase as a function of the K-factor may be 
plotted as shown in Fig. 4. Observe that the peak phase boost of the 
controller (p~,cf,) increases from zero to 75' as K is increased from 
nearly zero to 100. The magnitude of the open-loop gain at the crossover 
frequency fc = f, is 
(22) 
The open-loop phase shift at the crossover frequency fc = f, is 
lTpol(fc)l = ITc (f2l p 2  (f2l = 1 . 
(23) 'PT,,(fc)='pT*(fc)+'pT,(fc). 
The phase margin (PM) is obtained as 
(24) PM = 1 80' + 'PTpl (fc ) = 180' + 'PT, (fc ) + 'PT, (fc 1 9 
and it follows that the required peak controller phase b m t  is given by 
(25) 'Pq (f')= PM -'Pq (fc) -180' . 
E. Controller Design Procedure 
Pick the desired crossover frequency from transfer function %(s) at 
a frequency close to where the phase first crosses -180°, which occurs at 
fc = 2 kHz from Fig. 3(b). At this frequency and for the worst case duty 
ratio D = 0.6, the magnitude of the plant is I%(fc)l =-17.85 dB = 0.128 
and the phase of the plant is ~p~,(f~)=-177.91'. Assuming a phase 
margin of PM =60°, the required controller phase boost is obtained 
from (25) as 
(26) ' p~ , ( f~ )=60 '  -(-177.91')-180' =57.91' . 
Using Fig. 4, the K-factor for a peak controller phase of 57.91' is 
K = 25.  The loading resistance upon the controller, due to the feedback 
network is calculated as 
(28) 
R3 = 4 4  +Rp)-KR1q3 =3.605 kR . 
(4 + q3)W 1) 
Pick a standard resistor 4 = 3.6 k!2 . Capacitor C1 may be derived from 
(20) and (22) as 
A Panasonic@ polypropylene capacitor was chcsen as C, =5.6 nF. 
Resistor R2 may be calculated from (12) and (18) as 
(30) R2 =&-=106.58 ks1 
Pick a standard resistor R2 = 107 142. Capacitor C, may be calculated 
from (14) as 
(31) C3=*=5.783*. 

















Fig. 5: Controller transfer function, Tc . (a) Magnitude vs. frequency. 
(b) Phase vs. frequency. 
Using (11) and the above derived component values. the controller 
magnitude and phase are illustrated as Bode plots in Fig. 5(a) and (b), 
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Fig. 6: Open-loop Tpol and closed-loop Tpc, control-to-output transfer functions. (a) Open-loop magnitude vs. frequency. @) Open-loop phase vs. 
frequency. (c) Closed-loop magnitude vs. frequency. (d) Closed-loop phase vs. frequency. 
using standard resistor and capacitor values frm (12) and (13) as 
ficl = 265 Hz , f ic2 = 275 Hz and f p c  = 6.866 kHz. The peak 
controller phase frequency f m  is calculated from (17) as 
f, = 2.023 kHz , which is close to the chosen crossover frequency. The 
difference between the chosen crossover frequency and the peak controller 
frequency is the result of using standard component values imtead cf 
theoretical. 
F. Open and Closed-Loop ControGto-Output Transfer Functions 
The open-loop transfer fundion of the boost converter is found from 
Fig. 2 as 
Vf (s) i v e ( s )  ",=o =Tc(.)%(.) . (32) T~~~ (s) 5 
The open-loop magnitude and phase are found from (32) and illustrated 
as Bode plots in Fig. 6(a) and (b), respectively, for three values of D. 
From the open-loop transfer functions of Fig. 6(a) and (b), the converter's 
phase margin (PM) may be found as 63.4', 63.2' and 61.2', and gain 
margin (GM) may be found as 23.9 dB, 18.18 dB and 13.77 dB, for duty 
ratios of 0.4,0.5 and 0.6, respectively. 
The closed-loop control-to-output transfer function is derived from 
Fig. 2 in the small-signal configuration with the AC input voltage reduced 
to zero. Using this model, the closed-loop transfer function is derived as 
Letting s = jw and expressing the transfer function in terms of magnitude 
and phase results in 
which is factored using Euler's identity , e*je = COS 0 rt jsin e, as 
The closed-loop magnitude of the control-to-output transfer function can 
beexpressedas 
Transfer function magnitude and phase are illustrated as Bode plots in 
Fig. 6(c) and (d), respectively, for three values of D. From the closed- 





bandwidth (BW) may be found as 4.625 kHz, 4.190 kHz and 3.880 kHz 
for duty ratios of 0.4,0.5 and 0.6, respectively. 
s2 + 2/30,s + 0; = L .  
d(s)=O S f a r c  
G. Power Stage and Closed-Loop Input-to-Output Transfer Function 
The input-to-output voltage transfer function of the power stage is 
derived from Fig. 2 in the small-signal model configuration with the AC 
duty ratio reduced to zero. Using this model, the input-ttroutput voltage 
transfer function $derived as 
where the frequency of the LHP zero ow, the natural undamped 




The power stage magnitude derived from (38) and the closed-loop 
magnitude are illustrated as Bode plots in Fig. 7(a) and (b), respectively, 
for three values of D. 
H.  Power Sihge and Closed-Loop Input Impedance 
The input impedance of the power stage is derived from Fig. 2 in 
the small-signal model configuration with the AC duty ratio reduced to 
zero. Using this model, the input impedance is derived as 
1 (42) wrC =- 
C(R+r , )  ' 
which has a value f, = 58 Hz at a load R= R- . The natural 
undamped frequency no and damping ratio 5 are defined by (7). 
The closed-loop input impedance is derived from Fig. 2 in the 
small-signal model configuration with the AC reference voltage reduced 











Fig. 7: Power Stage M ,  and closed-loop Mvcl input-to-output voltage 
transfer functions. (a) Power stage magnitude vs. frequency. (b) 
Closed-loop magnitude vs. frequency. 
The closed-loop input-to-output voltage transfer function is derived 
from Fig. 2 in the small-signal model configuration with !he AC reference 
voltage reduced to zero. Using this model, the input-ttpoutput voltage 
transfer function is derived as 
Expressing the transfer functions in terms of the magnitude and phase and 
applying Euler's identity, the closed-loop magnitude of the input-to-output 
voltage transfer function is expressed as 
(44) Z ( s ) = R r c . s + "  . 
R+rc s+orc  
The zero frequency 0, and pole frequency or, are defined by (5) and 
(42), respectively. Expressing the input impedance in terms of the 
magnitude and phase of previously defined transfer functions and 
applying Eulefs identity, the closed-loop input impedance magnitude is 
expressed as 
I M y  (45) lzicll= 
where 
(46) A = (l-D)coscpZ-IOTbTmIT,Izlcoscp~ 
and 
(47) 
The input impedance of the power stage derived from (41), and of the 
closed-loop converter are illustrated as Bode plots in Fig. 8(a) and (b), 
respectively, for three values of D. Further factoring of (43) allows us to 
express the real closed-loop input impedance component as 
B = (0- 1)sin ( P Z  - I~~T,IT, l lz l~in c p ~ ,  .
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Power stage Zi , closed-loop Zicl, and closed-loop complex Rkl and Xjcl input impedance transfer functions. (a) Power stage magnitude vs. 
frequency. @) Closed-loop magnitude vs. fiequency. (c) Closed-loop real impedans component vs. fiequency. (d) Closed-loop imaginwy impdance 
component vs. frequency. 
The real and imaginary components Of the ClOsed-looP converter input 
impedance are modeled in Fig. S(c) and (d) respedvely, for three values 
of D. The presence of negative resistance, a potential source of 
instability, is evident in the real component of the closed-loop input 
negative resistance at DC and low frequencies to maintain a constant 
output voltage, 4 = V1I1 = VoIo =Po = constant . When VI increases a 
counter effect occurs where I1 decreases, resulting in negative resistance. 
v t ( s )  due to the closed-loop output impedance. Using this model, the 
input impedance is derived as 
z o  ($1 impedance of Fig. 8(c). All closed-loop DC-DC converters experience (52) Z O c i ( s ) = q  = - 
i h )  V i ( S k 0  1+TbTCT,TP(s) l+TpOl(s) '
V , ( S b O  
Expressing the output impedance transfer functions in term of the 
magnitude and phase and applying Euler's identity, the closed-loop output 
impedance magnitude is expressed as 
I .  Power Stage and Closed-Loop Output Impedance 
The output impedance of the power stage is derived from Fig. 2 in 
the small-signal model configuration with the AC duty ratio and the AC 




The power stage magnitude derived from (50), and closed-loop 
magnitude are illustrated as Bode plots in Fig. 9(a) and (b) respectively, 
for three values of D. Further factoring of (52) allows us to express the 
real closed-loop input impedance component ils the frequency of one of the LHP poles 1s 
(51) w O l = $ ,  
and has a value of fol = 396 Hz . The frequency of the LHP pole Om, 
the natural undamped frequency w0, and the dampkg constant { are 
defined by (5) and (7, respectively. 
and the imaginary closed-loop input impedance component as 
The closed-loop output impedance of the converter is derived from 
Fig. 2 in the small-signal model configuration with the AC input and AC 
reference voltages reduced to zero, and a test current it(s) injected into 











































Fig. 9: Power stage Z,, closed-loop Z,,i, and closed-loop complex R,,l and X,,l output impedance transfer functions. (a) Power stage magnitude vs. 
frequency. (b) Closed-loop magnitude vs. frequency. @) Closed-loop real impedance component vs. frequency. (d) Closed-loop imaginary impdance 
component vs. frequency. 
The real and imaginary components of the closed-loop output impedance 
are modeled in Fig. 9(c) and (d), respectively, for three values of D. As 
expected for a constant DC output voltage converter, the real component 
of the closed-loop output impedance is positive for all frequencies. 
IV. CONCLUSIONS 
Open and closed-loop transfer functions for a voltage-mode control 
strategy for a PWM bmst DC-DC converter have bezn derived and 
illustrated. A design procedure was introduced for a new non-symmetric 
phase controller using a K-factor approach [9], previously defined for 
controllers with symmetric phase distribution. The closed-loop transfer 
functions have been derived solely in terms of defined converter 
magnitude and phase components, which allows modeling in any high 
level programming language. The converters open and closed-loop 
control-to-output transfer function characteristics include an 13.77 dB to 
23.9 dB gain margin, aphase margin of 61.2' to 63.4', and a 3-dB BW 
of 3.880 kHz to 4.625 kHz The new controller's peak phase boast of up 
to 165', with its phase returning to 0' at high frequencies compensates 
for the -90' of phase due to the RHP zero am inherent in the boost 
converter. The phase of the non-symmetric phase controller is much 
improved over that of a commonly used symmetric phase integral-lead 
controller, which provides -90' of phase at high frequencies. The new 
controllers characteristics provide increased gam margin and phase 
margin and improved stability to a DC-DC converter. 
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